


# Hybrid-Phase Metal Oxide Thin-Film Transistor Technology

**DENG Sunbin (邓孙斌)**

*State Key Laboratory of Advanced Displays and  
Optoelectronics Technologies,  
The Hong Kong University of Science and Technology  
Email: [sdengaa@connect.ust.hk](mailto:sdengaa@connect.ust.hk)*



# Outline






# Part 1: hp-ITZO Thin Films



# Metal Oxide (MO) TFT Technology



[1] LG Electronics' SIGNATURE website

[2] Apple YouTube Channel

[3] IMEC press release




[4] van Breemen, et al. *npj Flex. Electron.* 4.1 (2020): 1-8.

[5] J. E. Medvedeva, et al. *Adv. Electron. Mater.*, 3(9), 1700082, 2017.

[6] J. F. Wager, *Info. Display*, 32(1), 16-21, 2016..



# Call for Higher-Mobility MO TFTs in Displays



- New low-temperature processed MO semiconductors (beyond a-IGZO) with boosted mobility for large-area electronics?

$$\begin{aligned}
 P_{\text{total}} &= \sum_{i=R,G,B} (P_{\text{TFT}_i} + P_{\text{OLED}_i}) + P_{\text{Vdd}} \\
 &\approx \sum_{i=R,G,B} \frac{L_{\text{subpixel}_i}}{\eta_{\text{OLED}_i}} * A_{\text{subpixel}_i} * \left( \sqrt{\frac{2I_{\text{OLED}_B}}{\mu C_{\text{ox}} \frac{W}{L}}} + V_{\text{OLED}_B} \right) \\
 &+ \frac{N^3}{12} \left( \sum_{i=R,G,B} I_{\text{OLED}_i} \right)^2 * \Delta R * M
 \end{aligned}$$



$$I_{\text{dsat}} = \frac{1}{2} \frac{W}{L} \mu C_{\text{ox}} (V_{\text{gs}} - V_{\text{th}})^2$$

$$t_{\text{sd}} = \frac{L^2}{\mu V_{\text{ds}}}$$




# Mobility Boost in AOS Materials

- For common **amorphous** oxide semiconductor (AOS) materials → element composition modification (e.g.,  $\text{In}^{3+} \uparrow$ )



$n_{\text{free}} \uparrow \rightarrow V_{\text{th}} \downarrow, I_{\text{off}} \uparrow$   
 $\uparrow$   
 $\text{In}^{3+} \uparrow \rightarrow \mu \uparrow$   
 $\downarrow$   
**cost ↑**

However, an **upper mobility limit** is predicted in AOS.<sup>[3,4]</sup>



Drude model<sup>[5]</sup>:

$$\frac{1}{\mu} = \frac{m_e^*}{q} \left( \frac{1}{\tau_{\text{composition}}} + \frac{1}{\tau_{\text{crystallinity}}} + \frac{1}{\tau_{\text{defect}}} + \frac{1}{\tau_{\text{vibron}}} + \frac{1}{\tau_{\text{strain}}} + \dots \right)$$

[1] H. Hosono, J. Non. Cryst. Solids, 352(9-20), 851-858, 2006.

[2] M. Lokanc, et al. NREL, 2015.


[3] K. A. Stewart, et al., J. Non. Cryst. Solids, 432, 196-199, 2016.

[4] K. A. Stewart, et al. J. Soc. Info. Display, 24(6), 386-393, 2016.


[5] J. E. Medvedeva, et al. Adv. Electron. Mater., 3(9), 1700082, 2017.



# Hall Mobility vs. Crystallinity in $\text{In}_2\text{O}_3$ Films




InO polyhedra interconnection in  $\text{In}_2\text{O}_3$  films with low (solid) and high (dashed) crystallinity



$\text{InO}_x$ inter-connection	Ave. In-In distance	Ave. In-O-In angle	Remark
Non-shared	3.8 Å	-	
Corner-shared	3.5 Å	115°	In 5s-orbital radius ≈ 1.8 Å
Edge-shared	3.3 Å	98°	
Face-shared	3.1 Å	71°	

Best spatial extension capability for overlapped indium 5s-orbitals.




- ✓ Hybrid phase (hp): the onset of crystallization (>80%  $\text{InO}_x$  polyhedra are corner-shared)
- Efficient long-distance chaining for the formation of well-defined electron percolation conduction paths
- Hall mobility peak, good electrical uniformity, low-temperature processing, etc.
- Binary hp- $\text{In}_2\text{O}_3 \rightarrow$  Multicomponent hp-MO for cost reduction ?

[1] D.B. Buchholz, et al. Chem. Mater., 26(18), 5401-5411, 2014.

[2] J. E. Medvedeva, et al. Adv. Electron. Mater., 3(9), 1700082, 2017.



# hp-ITZO Thin Film Deposition



- ✓ hp-ITZO thin films: an amorphous matrix with a number of columnar nanocrystals (including ZnO,  $Zn_3In_2O_6$ ,  $Zn_4In_2O_7$ , etc.) embedded.
- ❑ Similar XRD spectrum and HRTEM image → Hall mobility peak?



S. Deng, et al. Appl. Phys. Lett., 109(18), 182105, 2016.

S. Deng, et al. IEEE Trans. Electron Devices, 64(8), 3174-3182, 2017.

Best Oral Presentation Award, 2016 PG workshop on Display Research.







# Hall Mobility vs. Crystallinity in ITZO Thin Films





# Field-Effect Mobility in hp-ITZO Channels



Comparison of hp-ITZO with other representative MO channels

Channel	$(\text{In}+\text{Sn})/(\text{In}+\text{Sn}+\text{Zn})$ at. %	$\mu_{fe}$ ( $\text{cm}^2/\text{Vs}$ )	On-off ratio
a-ITZO [1]	>66.7	27.9	$1.1 \times 10^8$
CAAC-ITZO [2]	>66.7	20.2	$\sim 10^{16}$
a-IGZO [3]	>33.4	10.1	$>10^9$
CAAC-IGZO [4]	>33.4	7.7	$\sim 10^{19}$
Poly-ZnO [5]	0	12	$\sim 10^8$
a-ITO [6]	100	29	$\sim 10^8$
hp-ITZO [7]	41.3	27.3	$>10^9$


\*hp-ITZO = ITO-stabilized ZnO

- ✓ The utilization of corner-shared  $\text{InO}_x$  polyhedra rather than the increase of In content for mobility boost.
- Cost-effective TFT channels


- [1] T. M. Pan, et al. *IEEE Trans. Electron Devices*, 64(5), 2233-2238, 2017.
- [2] T. Takasu, et al. *J. Soc. Info. Disp.*, 23(12), 593-599, 2015.
- [3] K. Nomura, et al. *Appl. Phys. Lett.*, 95(1), 013502, 2009.
- [4] S. Yamazaki, et al. *Jpn. J. Appl. Phys.*, 53(4S), 04ED18, 2014.
- [5] H. U. Li, et al. *IEEE Electron Device Lett.*, 36(1), 35-37, 2014.
- [6] Y. Shao, et al. *Adv. Func. Mater.*, 24(26), 4170-4175, 2014.
- [7] S. Deng, et al. *IEEE Trans. Electron Devices*, 64(8), 3174-3182, 2017.



## Part 2: (Cost-Effective) hp-ITZO TFTs






Self-aligned (SA) TFT



Etch-stopper-layer (ESL) TFT




# SA hp-ITZO TFTs (I)



$$\Delta V_p = \frac{C_{gd}\Delta V_{\text{scan}} + C_{sd}\Delta V_{\text{data}}}{C_{gd} + C_{st} + C_{LC} + C_{sd}}$$

$$\approx \frac{C_{gd}\Delta V_{\text{scan}}}{C_{gd} + C_{st} + C_{LC} + C_{sd}}$$

$\Delta V_p$  = kickback/feedthrough voltage



$$\Delta V_p = \frac{C_{gd1}\Delta V_{\text{scan}} + C_{sd1}\Delta V_{\text{data}} + C_{gs2}\Delta V_{\text{OLED}}}{C_{gd1} + C_{sd1} + C_{st} + C_{gs2} + C_{gd2}}$$

$$\approx \frac{C_{gd1}\Delta V_{\text{scan}} + C_{gs2}\Delta V_{\text{OLED}}}{C_{gd1} + C_{sd1} + C_{st} + C_{gs2} + C_{gd2}}$$

## Advantages:

- ✓ Minimized parasitic capacitance → RC delay ↓ &  $\Delta V_p$  ↓ → accurate signal control
- ✓ Strong device scalability → higher-resolution displays
- ✓ One photolithography step removal → cost-effective manufacturing
- ✓ ... ...



## Key issue:

- ❑ Formation of highly conductive & thermally reliable S/D regions (e.g., plasma treatment? Ion doping?)
- Two different PECVD  $\text{SiO}_2$  capping layers + differentiated  $\text{O}_2$  annealing strategy



# SA hp-ITZO TFTs (II)

- How to form conductive & stable S/D region?



- Capped by  $\text{TEOS-SiO}_2 \rightarrow$  high-resistivity state  $\rightarrow$  intrinsic channel regions
- Capped by  $\text{SiH}_4\text{-SiO}_2 \rightarrow$  low-resistivity state (caused by unexpected donor-like Si doping during the deposition of  $\text{SiH}_4\text{-SiO}_2$ )  $\rightarrow$  conductive S/D regions



$\text{SiH}_4\text{-SiO}_2$  = silane-sourced PECVD  $\text{SiO}_2$

$\text{TEOS-SiO}_2$  = tetraethyl-orthosilicate-sourced PECVD  $\text{SiO}_2$



# SA hp-ITZO TFTs (III)





- Process flow




- Gate insulator: TEOS-SiO<sub>2</sub>
  - 1<sup>st</sup> O<sub>2</sub> annealing at 300 °C for 2 h
  - Interlayer dielectric: SiH<sub>4</sub>-SiO<sub>2</sub>
  - 2<sup>nd</sup> O<sub>2</sub> annealing at 300 °C for 2 h
- ✓ The upper temperature limit of the whole processes is 300 °C.



# SA hp-ITZO TFTs (IV)



Summary of key electrical parameters					
$\mu_{fe}$ (cm <sup>2</sup> /Vs)	$V_{th}$ (V)	On-off ratio	SS (V/dec)	$ \Delta V_{th} $ after 10 ks PBS (V)	$ \Delta V_{th} $ after 10 ks NBS (V)
19.56	-1.65	$\sim 10^8$	0.105	-0.2	-0.35




- ✓ Thermally stable S/D regions
- Extremely steep SS & excellent device stability against gate-bias stress




# ESL hp-ITZO TFTs (I)

- Process flow (for AM-FPD backplanes)








# ESL hp-ITZO TFTs (II)



- ✓ No performance/uniformity/stability degradation in Device F0 despite the elimination of additional thermal annealing
- A shorter production cycle and a lower thermal budget for cost-effective manufacturing.






Key electrical parameters of Devices F1 and F0

	Device F1	Device F0
$\mu_{sat}$ (cm <sup>2</sup> /Vs)	12.8	22.3
$V_{th}$ (V)	-0.7	-0.8
On-off ratio	$4.1 \times 10^9$	$1.5 \times 10^{10}$
SS (mV/decade)	80.8	81.6



# ESL hp-ITZO TFTs (III)

- TOF-SIMS analysis in Device F0





## Part 3: Practical Applications





# AMOLED Prototype Display



- TFT: TG-BC hp-ITZO
- Cs: double-layer cap.
- OLED: top emission

- Pixel circuit: 2T1C
- Pixel density: 287 ppi
- Resolution: 200(H) x 600(V)

- Panel size: 2.2 in.
- Frame rate: 60 Hz
- Chip Assembly: COG
- AR: 40.7%




- ✓ By following the simplified process flow, the hp-ITZO TFT technology is applicable to **low-cost AM-FPDs**.



# Integrated Circuits (I)

- Cadence ADE
- Synopsys Hspice
- ....




Circuit  
design &  
simulation



TFT  
modeling

- RPI-pTFT model
- BSIMProPlus

Tape-out





- HKUST-NFF
- ....






# Integrated Circuits (II)


- 1-volt zero- $V_{gs}$  inverter<sup>[1]</sup> (power-delay product  $\approx 0.35$  pJ)




- Fully transparent pseudo-CMOS digital circuits<sup>[2]</sup>  
(T=77~92%, f<sub>osc</sub>=42 kHz)





- Low-power differential logic decoder<sup>[3]</sup>  
(ISO/IEC15693 standard, ~40% power saving compared with the pseudo-CMOS design)




Transparent displays  
Wearable electronics



- Capacitor-bootstrap amplifier<sup>[4]</sup> (Gain=32 dB, noise=38.3 μV<sub>rms</sub> @ 200 Hz)



- Negative-load amplifier (Gain=40 dB, GBW=135 kHz, area=0.028 mm<sup>2</sup>, power=0.226 mW)



[1] S. Deng, et al. ICDT 2021.

[2] Y. Xu, et al. IEEE Trans. Electron Devices, 65(12), 5395-5399, 2018.

[3] Y. Qin, et al. IEEE Trans. Electron Devices, 66(11), 4768-4773, 2019.

[4] H. Fan, et al. IEEE Trans. Electron Devices, 67(12), 5537-5543, 2020.



# Conclusion

- Multicomponent hp-MO thin films have been developed by modifying both element composition and crystal morphology. Their electron mobility can surpass the upper limit in the amorphous counterparts.
- The hp-MO channels are applicable to high-performance TFTs with various structures. The cost-effective SA and ESL hp-ITZO TFTs have been demonstrated through device and processing innovations.
- The hp-MO TFT technology can support the implementation of energy-efficient, fully transparent electronics applications.




# Acknowledgements

- Prof. Hoi-Sing KWOK, Prof. Ching Wan TANG, Prof. Man WONG & SKL of ADT members (HKUST)



- Prof. Jun ZHOU & Jun's group (HUST)



- **Collaborators:**

Prof. Rongsheng CHEN (SCUT)  
Prof. Guijun LI (SZU)  
Prof. Meng ZHANG (SZU)  
Prof. Lei LU (PKU)  
Dr. Wei ZHOU (Meridian Innovation)  
Prof. Dongxiang Luo (SCNU)  
Prof. Yuan LIU (GDUT)  
Dr. Wei ZHONG (GDUT)

- **Facility platforms**



納米系統製造實驗所  
NANOSYSTEM  
FABRICATION  
FACILITY



材料表徵與製備中心 (清水灣)

Materials Characterization & Preparation Facility (CWB)

- **Funders**



国家自然科学基金委  
NSFC



创新科技署  
Innovation and  
Technology Commission



大學教育資助委員會  
UGC University Grants Committee



# Thank you for your kind attention!

Sunbin Deng

Email: [sdengaa@connect.ust.hk](mailto:sdengaa@connect.ust.hk)